Apart from the the wrong connections on P, there was only a FPGA design bug which is now fixed. sample captured frame: http://www.walle.cc/P1070421.JPG Thanks Michael for the test :) S.