On Monday 08 February 2010 20:32:31 Paul Campbell wrote: > In essence "output reg o" is identical to "output o; reg r_o;assign o=r_o;" Wow, that's wicked. I can hear the VHDL people laughing. Thanks for the heads- up, I will fix my code as you suggested. Sébastien